

# EXHIBIT G



US008607126B1

(12) **United States Patent**  
**Tzannes et al.**

(10) **Patent No.:** **US 8,607,126 B1**  
(45) **Date of Patent:** **\*Dec. 10, 2013**

(54) **RESOURCE SHARING IN A  
TELECOMMUNICATIONS ENVIRONMENT**

(56) **References Cited**

U.S. PATENT DOCUMENTS

(71) Applicant: **TQ Delta, LLC**, Austin, TX (US)

(72) Inventors: **Marcos C. Tzannes**, Orinda, CA (US);  
**Michael Lund**, West Newton, MA (US)

(73) Assignee: **TQ Delta, LLC**, Austin, TX (US)

(\*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

This patent is subject to a terminal disclaimer.

5,524,116 A	6/1996	Kalmanek, Jr. et al.
5,663,910 A	9/1997	Ko et al.
5,898,698 A	4/1999	Bross
5,983,382 A	11/1999	Pauls
6,098,188 A	8/2000	Kalmanek, Jr. et al.
6,337,877 B1	1/2002	Cole et al.
6,496,481 B1	12/2002	Wu et al.
6,707,822 B1	3/2004	Fadavi-Ardekani et al.

(Continued)

FOREIGN PATENT DOCUMENTS

EP	1041756	10/2000
EP	1225735	7/2002

(Continued)

(21) Appl. No.: **13/942,938**

(22) Filed: **Jul. 16, 2013**

**Related U.S. Application Data**

(63) Continuation of application No. 13/567,261, filed on Aug. 6, 2012, now Pat. No. 8,495,473, which is a continuation of application No. 12/901,699, filed on Oct. 11, 2010, now Pat. No. 8,276,048, which is a continuation of application No. 12/761,586, filed on Apr. 16, 2010, now Pat. No. 7,844,882, which is a continuation of application No. 11/246,163, filed on Oct. 11, 2005, now Pat. No. 7,831,890.

(60) Provisional application No. 60/618,269, filed on Oct. 12, 2004.

(51) **Int. Cl.**  
**H03M 13/00** (2006.01)  
**H04B 1/38** (2006.01)  
**G06F 13/00** (2006.01)  
**G06F 15/16** (2006.01)

(52) **U.S. Cl.**  
USPC ..... **714/774**; 714/784; 375/222; 711/147;  
711/157; 709/215

(58) **Field of Classification Search**  
USPC ..... 714/774, 784; 375/222; 711/147, 157;  
709/215

See application file for complete search history.

Official Action for Korean Patent Application No. 10-2008-7024792, mailed Aug. 29, 2013.

(Continued)


*Primary Examiner* — John J Tabone, Jr.

(74) *Attorney, Agent, or Firm* — Jason H. Vick; Sheridan Ross, PC

(57) **ABSTRACT**

A transceiver is designed to share memory and processing power amongst a plurality of transmitter and/or receiver latency paths, in a communications transceiver that carries or supports multiple applications. For example, the transmitter and/or receiver latency paths of the transceiver can share an interleaver/deinterleaver memory. This allocation can be done based on the data rate, latency, BER, impulse noise protection requirements of the application, data or information being transported over each latency path, or in general any parameter associated with the communications system.

**28 Claims, 3 Drawing Sheets**



## US 8,607,126 B1

Page 2

(56)

## References Cited

## U.S. PATENT DOCUMENTS

6,775,320	B1	8/2004	Tzannes et al.	
6,778,589	B1	8/2004	Ishii	
6,778,596	B1	8/2004	Tzannes	
6,826,589	B2	11/2004	Berrada	
7,164,654	B2	1/2007	Hunzinger et al.	
7,174,493	B2	2/2007	Matsumoto et al.	
7,200,792	B2	4/2007	Kim et al.	
7,519,124	B2	4/2009	Oksman et al.	
7,600,172	B2	10/2009	Berens et al.	
7,657,818	B2	2/2010	Cioffi et al.	
7,764,595	B2	7/2010	Treigherman	
7,782,758	B2	8/2010	Wydrowski et al.	
7,831,890	B2	11/2010	Tzannes et al.	
7,836,381	B1	11/2010	Tzannes et al.	
7,844,882	B2	11/2010	Tzannes et al.	
8,074,138	B2	12/2011	Chae et al.	
8,149,904	B2*	4/2012	Efland et al.	375/222
8,276,048	B2	9/2012	Tzannes et al.	
8,335,956	B2	12/2012	Tzannes	
8,407,546	B2	3/2013	Tzannes	
8,468,411	B2	6/2013	Tzannes	
8,495,473	B2	7/2013	Tzannes et al.	
2001/0014962	A1	8/2001	Obuchi et al.	
2002/0087710	A1	7/2002	Aiken et al.	
2002/0154600	A1	10/2002	Ido et al.	
2003/0067877	A1	4/2003	Sivakumar et al.	
2003/0076870	A1	4/2003	Moon et al.	
2004/0114536	A1	6/2004	O'Rourke	
2004/0148552	A1	7/2004	Matsumoto et al.	
2004/0203455	A1	10/2004	Bao et al.	
2005/0180323	A1	8/2005	Beightol et al.	
2006/0092871	A1	5/2006	Nishibayashi et al.	
2006/0236045	A1	10/2006	Keyes, Jr.	
2007/0198898	A1	8/2007	Ysebaert et al.	
2007/0263528	A1	11/2007	Mukherjee	
2008/0212582	A1	9/2008	Zwart et al.	
2010/0061376	A1	3/2010	Shimizu	
2010/0205501	A1	8/2010	Tzannes	
2013/0163592	A1	6/2013	Tzannes	

## FOREIGN PATENT DOCUMENTS

EP	1246409	10/2002
EP	1271833	1/2003
EP	1367809	1/2006
GB	2389493	12/2003
JP	06-164648	6/1994
JP	07-254862	10/1995
JP	Hei09-247048	9/1997
JP	Hei11-1507644	6/1999
JP	Hei11-355254 A	12/1999
JP	2000-341247	12/2000
JP	2002-084338	3/2002
JP	2003-008553	1/2003
JP	2003-509966	3/2003
JP	2003-224615	8/2003
JP	2004-007269	1/2004
JP	2004-030506	1/2004
JP	2004-056221	2/2004
JP	2004-135013	4/2004
JP	2005-522963	7/2005
JP	2005-526422	9/2005
KR	10-2000-0047827	7/2000
WO	WO 00/52834	9/2000
WO	WO 01/20865	3/2001
WO	WO 03/028296	4/2003
WO	WO 03/063060	7/2003
WO	WO 03/090011	10/2003

## OTHER PUBLICATIONS

Official Action (including translation) for Mexican Patent Application No. MX/a/2011/005751, dated Jun. 6, 2013.  
 Shoji, T. et al: "Wireless Access Method to Ensure Each Users QOS in Unpredictable and Various QOS Requirements Wireless Personal

Communications," Springer, Dordrecht, NL, vol. 22, No. 2, Aug. 2002, pp. 139-151.

"ITU-T Recommendation G.992.5—Series G: Transmission Systems and Media, Digital Systems and Networks", International Telecommunication Union, ADSL2, May 2003, 92 pages.

"ITU-T Recommendation G.992.3," International Telecommunication Union, ADSL2, Jan. 2005, 436 pages.

"VDSL2 ITU-T Recommendation G.993.2," International Telecommunication Union, Feb. 2006, 252 pages.

"Sunset xDSL: Prequalification of ADSL Circuits with ATU-C Emulation," Sunrise Telecom Inc., Application Series, 2001, San Jose, USA, p. 3, available at <http://www.sunrisetelecom.com/technotes/APP-xDSL-8B.pdf>.

International Search Report for International (PCT) Patent Application No. PCT/US2005/036015, mailed Feb. 8, 2006.

Written Opinion for International (PCT) Patent Application No. PCT/US2005/036015, mailed Feb. 8, 2006.

International Preliminary Report on Patentability for International (PCT) Patent Application No. PCT/US2005/036015, mailed Apr. 26, 2007.

Examiner's First Report for Australian Patent Application No. 2005296086, mailed Jun. 24, 2009.

Examiner's First Report for Australian Patent Application No. 2011201250 mailed May 13, 2013.

Examiner's Report for Canadian Patent Application No. 2,580,280, mailed Sep. 14, 2012.

Notification of the First Office Action (including translation) for Chinese Patent Application No. 200580032703, mailed Sep. 25, 2009.

Official Action (including translation) for Chinese Patent Application No. 200580032703, dispatched May 18, 2011.

Official Action (including translation) for Chinese Patent Application No. 200580032703.1, dispatched Mar. 28, 2012.

Decision of Refusal (including translation) for Chinese Patent Application No. 200580032703.1, dispatched Sep. 5, 2012.

Official Action for European Application No. 05807443.6, mailed Mar. 6, 2013.

First Examination Report for Indian Patent Application No. 1208/KOLNP/2007, mailed Mar. 18, 2013.

Official Action (translation only) for Korean Patent Application No. 10-2007-7008270, mailed Jun. 30, 2011.

Notice of Allowance (including translation) for Korean Patent Application No. 10-2007-7008270, mailed Mar. 29, 2012.

Official Action (translation only) for Korean Patent Application No. 10-2010-7022463, mailed Jun. 30, 2011.

Notice of Allowance (including translation) for Korean Patent Application No. 10-2010-7022463, mailed Mar. 29, 2012.

Official Action (including translation) for Japanese Patent Application No. 2007-535818, dispatched Jul. 11, 2011.

Notice of Allowance for Japanese Patent Application No. 2007-535818, dispatched Dec. 12, 2011.

Official Action (including translation) for Japanese Patent Application No. 2008-264540, dispatched Jul. 11, 2011.

Official Action (including translation) for Japanese Patent Application No. 2008-264540, dispatched Dec. 12, 2011.

Notice of Allowance for Japanese Patent Application No. 2008-264540, mailed Mar. 26, 2012.

Invitation to Pay Additional Fees (including partial international search report) for International (PCT) Patent Application No. PCT/US2007/066522, mailed Feb. 6, 2008.

International Search Report for International (PCT) Patent Application No. PCT/US2007/066522, mailed Apr. 14, 2008.

Written Opinion for International (PCT) Patent Application No. PCT/US2007/066522, mailed Apr. 14, 2008.

International Preliminary Report on Patentability for International (PCT) Patent Application No. PCT/US2007/066522, mailed Oct. 23, 2008.

Examiner's First Report on Australian Patent Application No. 2007257055, mailed Mar. 30, 2010.

Official Action (including translation) for Chinese Patent Application No. 200780012891.0, dispatched Mar. 16, 2011.

**US 8,607,126 B1**

Page 3

(56)

**References Cited****OTHER PUBLICATIONS**

Notification of the Second Office Action (including translation) for Chinese Patent Application No. 200780012891.0, dispatched Mar. 7, 2012.

Notification of the Second Office Action (including translation) for Chinese Patent Application No. 200780012891.0, dispatched Dec. 12, 2012.

Official Action for Columbian Patent Application No. 08-109-377, dated Nov. 5, 2010.

Examination Report for European Patent Application No. 07811844.5, mailed Apr. 1, 2009.

Official Action for European Patent Application No. 07811844.5, dated Jul. 9, 2010.

Official Action for European Patent Application No. 07811844.5, dated Dec. 21, 2010.

Official Action for European Patent Application No. 07811844.5, dated Dec. 18, 2012.

European Search Report and Opinion for European Patent Application No. 10000017.3, dated Mar. 17, 2010.

Official Action for European Patent Application No. 10000017.3, dated Nov. 3, 2010.

European Search Report and Opinion for European Patent Application No. 10000016.5, dated Mar. 3, 2010.

Official Action for European Patent Application No. 10000016.5, dated Nov. 3, 2010.

Official Action for European Patent Application No. 10000016.5, dated Dec. 22, 2011.

Communication Under Rule 71(3) EPC—Intention to Grant for European Patent Application No. 10000016.5, dated Dec. 18, 2012.

Decision to Grant a European Patent Pursuant to Article 97(1) EPC for European Patent Application No. 10000016.5, dated May 31, 2013.

Official Action for Japanese Patent Application No. 2009-505623, dispatched Apr. 4, 2011.

Official Action (including translation) for Japanese Patent Application No. 2009-505623, dispatched Oct. 31, 2011.

Official Action for Japanese Patent Application No. 2010-017356, dispatched Apr. 18, 2011.

Official Action (including translation) for Japanese Patent Application No. 2010-017356, dispatched Aug. 29, 2011.

Decision of Final Rejection for Japanese Patent Application No. 2010-017356, dispatched Apr. 23, 2012.

Official Action for Japanese Patent Application No. 2012-042978, dispatched Jun. 3, 2013.

Official Action (including translation) for Mexican Patent Application No. MX/a/2008/012505, dated Apr. 22, 2010.

Official Action (including translation) for Mexican Patent Application No. MX/a/2008/012505, dated Aug. 9, 2011.

Official Notification of Intent to Grant (including translation) for Mexican Patent Application No. MX/a/2008/012505, mailed Apr. 3, 2012.

Official Action for U.S. Appl. No. 11/246,163, mailed Feb. 24, 2009.

Official Action for U.S. Appl. No. 11/246,163, mailed Dec. 9, 2009.

Notice of Allowability for U.S. Appl. No. 11/246,163, mailed Sep. 7, 2010.

Notice of Allowability for U.S. Appl. No. 12/761,586, mailed Oct. 6, 2010.

Notice of Allowability for U.S. Appl. No. 12/853,020, mailed Oct. 6, 2010.

Official Action for U.S. Appl. No. 12/901,699, mailed Jan. 6, 2012.

Notice of Allowance for U.S. Appl. No. 12/901,699, mailed Jul. 27, 2012.

Official Action for U.S. Appl. No. 13/567,261, mailed Sep. 28, 2012.

Notice of Allowance for U.S. Appl. No. 13/567,261, mailed May 21, 2013.

Official Action for U.S. Appl. No. 12/295,828, mailed Jan. 5, 2012.

Notice of Allowance for U.S. Appl. No. 12/295,828, mailed Aug. 17, 2012.

Notice of Allowance for U.S. Appl. No. 12/783,758, mailed Dec. 26, 2012.

Official Action for U.S. Appl. No. 12/760,728, mailed Apr. 27, 2012.

Official Action for U.S. Appl. No. 12/760,728, mailed Jan. 2, 2013.

Official Action for U.S. Appl. No. 12/760,728, mailed Jun. 20, 2013.

Official Action for U.S. Appl. No. 12/783,765, mailed May 17, 2012.

Official Action for U.S. Appl. No. 12/783,765, mailed Dec. 17, 2012.

Notice of Allowance for U.S. Appl. No. 12/783,765, mailed May 9, 2013.

Official Action for U.S. Appl. No. 13/766,059, mailed Oct. 2, 2013.

Official Action for U.S. Appl. No. 12/760,728, mailed Oct. 2, 2013.

Notice of Allowance for U.S. Appl. No. 12/760,728, mailed Oct. 21, 2013.

\* cited by examiner




Fig. 1

**U.S. Patent**

**Dec. 10, 2013**

**Sheet 2 of 3**

**US 8,607,126 B1**




Fig. 2




Fig. 3

**U.S. Patent**

Dec. 10, 2013

Sheet 3 of 3


**US 8,607,126 B1**

Fig. 4

US 8,607,126 B1

1

**RESOURCE SHARING IN A  
TELECOMMUNICATIONS ENVIRONMENT****RELATED APPLICATION DATA**

This application is a Continuation of U.S. application Ser. No. 13/567,261, filed Aug. 6, 2012, now U.S. Pat. No. 8,495,473, which is a Continuation of U.S. application Ser. No. 12/901,699, filed Oct. 11, 2010, now U.S. Pat. No. 8,276,048, which is a Continuation of Ser. No. 12/761,586, filed Apr. 16, 2010, now U.S. Pat. No. 7,844,882, which is a Continuation of U.S. application Ser. No. 11/246,163 filed Oct. 11, 2005, now U.S. Pat. No. 7,831,890, which claims the benefit of and priority under 35 U.S.C. § 119(e) to U.S. Patent Application No. 60/618,269, filed Oct. 12, 2004, entitled "Sharing Memory and Processing Resources in DSL Systems," each of which are incorporated herein by reference in their entirety.

**BACKGROUND****1. Field of the Invention**

This invention generally relates to communication systems. More specifically, an exemplary embodiment of this invention relates to memory sharing in communication systems. Another exemplary embodiment relates to processing or coding resource sharing in a communication system.

**2. Description of Related Art**

U.S. Pat. Nos. 6,775,320 and 6,778,596 describe DSL systems supporting multiple applications and multiple framer/coder/interleaver FCI blocks (an FCI block is also referred to as a latency path). DSL systems carry applications that have different transmission requirements with regard to, for example, data rate, latency (delay), bit error rate (BER), and the like. For example, video typically requires a low BER ( $<1E-10$ ) but can tolerate higher latency ( $>20$  ms). Voice, on the other hand, typically requires a low latency ( $<1$  ms) but can tolerate BER ( $>1E-3$ ).

As described in U.S. Pat. No. 6,775,320, different applications can use different latency paths in order to satisfy the different application requirements of the communication system. As a result a transceiver must support multiple latency paths in order to support applications such as video, Internet access and voice telephony. When implemented in a transceiver, each of the latency paths will have a framer, coder, and interleaver block with different capabilities that depend on the application requirements.

**SUMMARY**

One difficulty with implementing multiple latency paths in a transceiver is the fact that a latency path is a complicated digital circuit that requires a large amount of memory and processing power. An interleaver within a latency path can consume a large amount of memory in order to provide error correcting capability. For example, a typical DSL transceiver will have at least one latency path with approximately 16 kbytes of memory for the interleaver. Likewise, the coding block, for example, a Reed Solomon coder, consumes a large amount of processing power. In general, as the number of latency paths increase, the memory and processing power requirements for a communication system become larger.

Accordingly, an exemplary aspect of this invention relates to sharing memory between one or more interleavers and/or deinterleavers in a transceiver. More particularly, an exemplary aspect of this invention relates to shared latency path memory in a transceiver.

2

Additional aspects of this invention relate to configuring and initializing shared memory in a communication system. More particularly, an exemplary aspect of this invention relates to configuring and initializing interleaver/deinterleaver memory in a communication system.

Additional aspects of the invention relate to determining the amount of memory that can be allocated to a particular component by a communication system. More specifically, an exemplary aspect of the invention relates to determining the maximum amount of shared memory that can be allocated to one or more interleaves or deinterleavers.

According to another exemplary aspect of the invention, processing power is shared between a number of transceiver modules. More specifically, and in accordance with an exemplary embodiment of the invention, a coding module is shared between one or more coders and/or decoders.

Another exemplary embodiment of the invention relates to transitioning from a fixed memory configuration to a shared memory configuration during one or more of initialization and SHOWTIME (user data transmission).

An additional exemplary aspect of the invention relates to dynamically updating one or more of shared memory and processing resources based on changing communication conditions.

An additional exemplary aspect of the invention relates to updating one or more of shared memory and processing resources based on an updated communication parameter.

An additional exemplary aspect of the invention relates to updating the allocation of one or more of shared memory and processing resources based on an updated communication parameter(s).

Additional aspects of the invention relate to exchanging shared resource allocations between transceivers.

Additional exemplary aspects relate to a method of allocating shared memory in a transceiver comprising allocating the shared memory to a plurality of modules, wherein each of the plurality of modules comprise at least one interleaver, at least one deinterleaver or a combination thereof.

Still further aspects relate to the above method wherein the plurality of modules comprise interleavers.

Still further aspects relate to the above method wherein the plurality of modules comprise deinterleavers.

Still further aspects relate to the above method wherein the plurality of modules comprise at least one interleaver and at least one deinterleaver.

Additional exemplary aspects relate to a transceiver comprising a plurality of modules each including at least one interleaver, at least one deinterleaver or a combination thereof and a shared memory designed to be allocated to a plurality of the modules.

Still further aspects relate to the above transceiver wherein the plurality of modules comprise interleavers.

Still further aspects relate to the above transceiver wherein the plurality of modules comprise deinterleavers.

Still further aspects relate to the above transceiver wherein the plurality of modules comprise at least one interleaver and at least one deinterleaver.

These and other features and advantages of this invention are described in, or are apparent from, the following description of the embodiments.

**BRIEF DESCRIPTION OF THE DRAWINGS**

The embodiments of the invention will be described in detail, with reference to the following figures, wherein:

FIG. 1 is a functional block diagram illustrating an exemplary transceiver according to this invention;



US 8,607,126 B1

3

FIG. 2 is a flowchart outlining an exemplary method of sharing resources according to this invention;

FIG. 3 is a flowchart outlining an exemplary method of determining a maximum amount of shared memory according to this invention; and

FIG. 4 is a flowchart outlining an exemplary resource sharing methodology according to this invention.

#### DETAILED DESCRIPTION

The exemplary embodiments of this invention will be described in relation to sharing resources in a wired and/or wireless communications environment. However, it should be appreciated, that in general, the systems and methods of this invention will work equally well for any type of communication system in any environment.

The exemplary systems and methods of this invention will also be described in relation to multicarrier modems, such as DSL modems and VDSL modems, and associated communication hardware, software and communication channels. However, to avoid unnecessarily obscuring the present invention, the following description omits well-known structures and devices that may be shown in block diagram form or otherwise summarized.

For purposes of explanation, numerous details are set forth in order to provide a thorough understanding of the present invention. It should be appreciated however that the present invention may be practiced in a variety of ways beyond the specific details set forth herein.

Furthermore, while the exemplary embodiments illustrated herein show the various components of the system collocated, it is to be appreciated that the various components of the system can be located at distant portions of a distributed network, such as a telecommunications network and/or the Internet, or within a dedicated secure, unsecured and/or encrypted system. Thus, it should be appreciated that the components of the system can be combined into one or more devices, such as a modem, or collocated on a particular node of a distributed network, such as a telecommunications network. As will be appreciated from the following description, and for reasons of computational efficiency, the components of the system can be arranged at any location within a distributed network without affecting the operation of the system. For example, the various components can be located in a Central Office modem (CO, ATU-C, VTU-O), a Customer Premises modem (CPE, ATU-R, VTU-R), a DSL management device, or some combination thereof. Similarly, one or more functional portions of the system could be distributed between a modem and an associated computing device.

Furthermore, it should be appreciated that the various links, including communications channel 5, connecting the elements can be wired or wireless links, or any combination thereof, or any other known or later developed element(s) that is capable of supplying and/or communicating data to and from the connected elements. The term module as used herein can refer to any known or later developed hardware, software, firmware, or combination thereof that is capable of performing the functionality associated with that element. The terms determine, calculate and compute, and variations thereof, as used herein are used interchangeably and include any type of methodology, process, mathematical operation or technique. FCI block and latency path are used interchangeably herein as well as transmitting modem and transmitting transceiver. Receiving modem and receiving transceiver are also used interchangeably.

FIG. 1 illustrates an exemplary embodiment of a transceiver 100 that utilizes shared resources. It should be appre-

4

ciated that numerous functional components of the transceiver have been omitted for clarity. However, the transceiver 100 can also include the standard components found in typical communications device(s) in which the technology of the subject invention is implemented into.

According to an exemplary embodiment of the invention, memory and processing power can be shared among a plurality of transmitter and/or receiver latency paths, in a communications transceiver that carries or supports multiple applications. For example, the transmitter and/or receiver latency paths of the transceiver can share an interleaver/deinterleaver memory and the shared memory can be allocated to the interleaver and/or deinterleaver of each latency path. This allocation can be done based on the data rate, latency, BER, impulse noise protection requirements of the application, data or information being transported over each latency path, or in general any parameter associated with the communications system.

Likewise, for example, the transmitter and/or receiver latency paths can share a Reed-Solomon coder/decoder processing module and the processing power of this module can be allocated to each encoder and/or decoder. This allocation can be done based on the data rate/latency, BER, impulse noise protection requirements of the application data or information being transported over each latency path, or in general based on any parameter associated with the communication system.

In accordance with an exemplary operational embodiment, a first transceiver and a second transceiver transmit to one another messages during, for example, initialization which contain information on the total and/or shared memory capabilities of each transceiver and optionally information about the one or more latency paths. This information can be transmitted prior to determining how to configure the latency paths to support the application requirements. Based on this information, one of the modems can select an FCI configuration parameter(s) that meets the transmission requirements of each application being transported over each latency paths. While an exemplary of the embodiment of the invention will be described in relation to the operation of the invention and characteristics thereof being established during initialization, it should be appreciated that the sharing of resources can be modified and messages transmitted between a two transceivers at any time during initialization and/or user data transmission, i.e., SHOWTIME.

FIG. 1 illustrates an exemplary embodiment of a transceiver 100. The transceiver 100 includes a transmitter portion 200 and a receiver portion 300. The transmitter portion 200 includes one or more latency paths 210, 220, . . . . Similarly, the receiver portion 300 includes one or more latency paths 310, 320, . . . . Each of the latency paths in the transmitter portion 200 includes a framer, coder, and interleaver designated as 212, 214, 216 and 222, 224 and 226, respectively. Each of the latency paths in the receiver portion includes a deframer, decoder, and deinterleaver designated as 312, 314, 316 and 322, 324, and 326, respectively. The transceiver 100 further includes a shared processing module 110, a shared memory 120, a parameter determination module 130, a path module 140, an allocation module 150, and a shared resource management module 160, all interconnected by one or more links (not shown).

In this exemplary embodiment, the transceiver 100 is illustrated with four total transmitter portion and receiver portion latency paths, i.e., 210, 220, 310, and 320. The shared memory 120 is shared amongst the two transmitter portion interleavers 216 and 226 and two receiver portion deinterleavers 316 and 326. The shared processing module 110, such

US 8,607,126 B1

5

as a shared coding module, is shared between the two transmitter portion coders **214** and **224** and the two receiver portion decoders **314** and **324**.

While the exemplary embodiment of the invention will be described in relation to a transceiver having a number of transmitter portion latency paths and receiver portion latency paths, it should be appreciated that this invention can be applied to any transceiver having any number of latency paths. Moreover, it should be appreciated that the sharing of resources can be allocated such that one or more of the transmitter portion latency paths are sharing a shared resource, one or more of the receiver portion latency paths are sharing a shared resource, or a portion of the transmitter portion latency paths and a portion of the receiver portion latency paths are sharing shared resources. Moreover, any one or more of the latency paths, or portions thereof, could also be assigned to a fixed resource while, for example, another portion of the latency path(s) assigned to a shared resource. For example, in latency path **210**, the interleaver **216** could be allocated a portion of the shared memory **120**, while the coder **214** could be allocated to a dedicated processing module, vice versa, or the like.

In accordance with the exemplary embodiment, a plurality of transmitter portion or receiver portion latency paths share an interleaver/deinterleaver memory, such as shared memory **120**, and a coding module, such as shared processing module **110**. For example, the interleaver/deinterleaver memory can be allocated to different interleavers and/or deinterleavers. This allocation can be based on parameters associated with the communication systems such as data rate, latency, BER, impulse noise protection, and the like, of the applications being transported. Similarly, a coding module, which can be a portion of the shared processing module **110**, can be shared between any one or more of the latency paths. This sharing can be based on requirements such as data rate, latency, BER, impulse noise protection, and the like, of the applications being transported.

For example, an exemplary transceiver could comprise a shared interleaver/deinterleaver memory and could be designed to allocate a first portion of the shared memory **120** to an interleaver, such as interleaver **216** in the transmitter portion of the transceiver and allocate a second portion of the shared memory **120** to a deinterleaver, such as **316**, in the receiver portion of the transceiver.

Alternatively, for example, an exemplary transceiver can comprise a shared interleaver/deinterleaver memory, such as shared memory **120**, and be designed to allocate a first portion of shared memory **120** to a first interleaver, e.g., **216**, in the transmitter portion of the transceiver and allocate a second portion of the shared memory to a second interleaver, e.g., **226**, in the transmitter portion of the transceiver.

Alternatively, for example, an exemplary transceiver can comprise a shared interleaver/deinterleaver memory and be designed to allocate a first portion of the shared memory **120** to a first deinterleaver, e.g., **316**, in the receiver portion of the transceiver and allocate a second portion of the shared memory to a second deinterleaver, e.g., **326**, in the receiver portion of the transceiver. Regardless of the configuration, in general any interleaver or deinterleaver, or grouping thereof, be it in a transmitter portion or receiver portion of the transceiver, can be associated with a portion of the shared memory **120**.

Establishment, configuration and usage of shared resources is performed in the following exemplary manner. First, and in cooperation with the path module **140**, the number of transmitter and receiver latency paths (N) is determined. The parameter determination module **130** then analy-

6

ses one or more parameters such as data rate, transmitter data rate, receiver data rate, impulse noise protection, bit error rate, latency, or the like. Based on one or more of these parameters, the allocation module **150** allocates a portion of the shared memory **120** to one or more of the interleaver and/or deinterleavers, or groupings thereof. This process continues until the memory allocation has been determined and assigned to each of the N latency paths.

Having determined the memory allocation for each of the latency paths, and in conjunction with the shared resource management **160**, the transceiver **100** transmits to a second transceiver one or more of the number of latency paths (N), the maximum interleaver memory for any one or more of the latency paths and/or the maximum total and/or shared memory for all of the latency paths.

Three examples of sharing interleaver/deinterleaver memory and coding processing in a transceiver are described below. The latency paths in these examples can be in the transmitter portion of the transceiver or the receiver portion of the transceiver.

#### Example #1

A first transmitter portion or receiver portion latency path may carry data from a video application, which needs a very low BER but can tolerate higher latency. In this case, the video will be transported using a latency path that has a large amount of interleaving/deinterleaving and coding (also known as Forward Error Correction (FEC) coding). For example, the latency path may be configured with Reed-Solomon coding using a codeword size of 255 bytes (N=255) with 16 checkbytes (R=16) and interleaving/deinterleaving using an interleaver depth of 64 (D=64). This latency path will require  $N \times D = 255 \times 64 = 16$  Kbytes of interleaver memory at the transmitter (or deinterleaver memory at the receiver). This latency path will be able to correct a burst of errors that is less than 512 bytes in duration.

A second transmitter portion or receiver portion latency path may carry an internet access application that requires a medium BER and a medium amount of latency. In this case, the internet access application will be transported using a latency path that has a medium amount of interleaving and coding. For example, the latency path may be configured with Reed-Solomon coding using a codeword size of 128 bytes (N=128) with 8 checkbytes (R=8) and interleaving using an interleaver depth of 16 (D=32). This latency path will require  $N \times D = 128 \times 32 = 4$  Kbytes of interleaver memory and the same amount of deinterleaver memory. This latency path will be able to correct a burst of errors that is less than 128 bytes in duration.

A third transmitter portion or receiver portion latency path may carry a voice telephony application, which needs a very low latency but can tolerate BER. In this case, the video will be transported using a latency path that has a large amount of interleaving and coding. For example, the third transmitter portion or receiver portion latency path may be configured with no interleaving or coding which will result in the lowest possible latency through the latency path but will provide no error correction capability.

According to the principles of this invention, a system carrying the three applications described above in Example #1, would have three latency paths that share one memory space containing at least  $(16+4)=20$  Kbytes. The three latency paths also share a common coding block that is able to simultaneously encode (in the transmitter portion) or decode (in a receiver portion) two codewords with  $N=255/R=16$  and  $N=128/R=8$ .

## US 8,607,126 B1

7

According to an exemplary embodiment of this invention, the latency paths can be reconfigured at initialization or during data transmission mode (also known as SHOWTIME in ADSL and VDSL transceivers). This would occur if, for example, the applications or application requirements were to change.

## Example #2

If instead of 1 video application, 1 internet application and 1 voice application, there were 3 internet access applications then the transmitter portion and/or receiver portion latency paths would be reconfigured to utilize the shared memory and coding module in a different way. For example, the system could be reconfigured to have 3 transmitter portion or receiver portion latency paths, with each latency path being configured with Reed-Solomon coding using a codeword size of 128 bytes ( $N=128$ ) with 8 checkbytes ( $R=8$ ) and interleaving using an interleaver depth of 16 ( $D=32$ ). Each latency path will require  $N*D=128*32=4$  Kbytes of interleaver memory and each block will be able to correct a burst of errors that is less than 128 bytes in duration. Based on the example of carrying the three internet access applications described, the three latency path share one memory space containing at least  $3*4=12$  Kbytes. Also the three latency paths share a common coding block that is able to simultaneously encode (on the transmitter side) or decode (on the receiver side) three codewords with  $N=128/R=16$ ,  $N=128/R=8$  and  $N=128/R=8$ .

## Example #3

The system could be configured to carry yet another set of applications. For example, the latency paths could be configured to carry 2 video applications. In this case only 2 transmitter portion or receiver portion latency paths are needed, which means that the third latency path could be simply disabled. Also, assuming that the memory is constrained based on the first example above, then the maximum shared memory for these 2 latency paths is 20 kBytes. In this case, the system could be reconfigured to have 2 latency paths, with each block being configured with Reed-Solomon coding using a codeword size of 200 bytes ( $N=200$ ) with 10 checkbytes ( $R=10$ ) and interleaving/deinterleaving using an interleaver depth of 50 ( $D=50$ ). Each latency path will require  $N*D=200*50=10$  Kbytes of interleaver memory and each block will be able to correct a burst of errors that is less than 250 bytes in duration. This configuration results in 20K of shared memory for both latency paths, which is the same as in the first example. In order to stay within the memory constraints of the latency paths, the error correction capability for each latency path is decreased to 250 bytes from 512 bytes in Example #1.

Another aspect of this invention is the how FCI configuration information is transmitted between a first modem and a second modem. FCI configuration information will depend on the requirements of the applications being transported over the DSL connection. This information may need to be forwarded during initialization in order to initially configure the DSL connection. This information may also need to be forwarded during SHOWTIME in order to reconfigure the DSL connection based on a change in applications or the application requirements.

According to one embodiment, a first modem determines the specific FCI configuration parameters, e.g.,  $N$ ,  $D$ ,  $R$  as defined above, needed to meet specific application requirements, such as latency, burst error correction capability, etc. In order to determine the FCI configuration parameters, the

8

first modem must know what are the capabilities of a second modem. For example, the first modem must know how many latency paths (FCI blocks) the second modem can support. Also the first modem must know the maximum amount of interleaver memory for each transmitter latency path. In addition, since the transmitter latency paths may share a common memory space the first modem must know the total shared memory for all transmitter latency paths. This way the first modem will be able to choose a configuration that can meet application requirements and also meet the transmitter portion latency path capabilities of the second modem.

For example, using values from examples above, a first transceiver could send a message to a second transceiver during initialization or during SHOWTIME containing the following information:

Number of supported transmitter and receiver latency paths=3

Max Interleaver Memory for latency path #1=16 Kbytes

Max Interleaver Memory for latency path #2=16 Kbytes

Max Interleaver Memory for latency path #3=16 Kbytes

Maximum total/shared memory for all latency paths=20 kBytes

Based on this information, and the application requirements, the first transceiver would select latency path settings. For example, if the applications are 1 video, 1 internet access and 1 voice application, the first transceiver could configure 3 latency paths as follows:

latency path #1—Video:  $N=255$ ,  $R=16$ ,  $D=64$

latency path #2—Video:  $N=128$ ,  $R=8$ ,  $D=32$

latency path #3—Video:  $N=0$ ,  $R=0$ ,  $D=1$  (no coding or interleaving)

This would result in a total interleaver memory of 20 kbytes.

Alternatively, if for example, there are only 2 video applications, the first transceiver could configure 2 latency paths as follows:

latency path #1—Video:  $N=200$ ,  $R=10$ ,  $D=50$

latency path #2—Video:  $N=200$ ,  $R=10$ ,  $D=50$

latency path #3—Video:  $N=0$ ,  $R=0$ ,  $D=1$  (no coding or interleaving)

This would also result in a total interleaver memory of 20 kbytes.

Alternatively, the second transceiver can determine the specific FCI configuration parameters, e.g.,  $N$ ,  $D$ ,  $R$  as defined above, needed to meet specific application requirements, such as latency, burst error correction capability, etc. As described above for the first transceiver, in order to determine the FCI configuration parameters, the second transceiver must first know what are the capabilities of the first transceiver. In this case, the first transceiver would send a message to the second transceiver containing the information described above and based on this information and the application requirements the second transceiver would select latency path settings.

FIG. 2 outlines an exemplary method of allocating shared memory in a transceiver. More specifically, control begins in step S200 and continues to step S210. In step S210, one or more of shared interleaver/deinterleaver memory and/or shared coder/decoder processing resources are allocated to one or more latency paths, in a transceiver. Control then continues to step S220 where the control sequence ends.

FIG. 3 outlines an exemplary method of exchanging shared resource allocations according to an exemplary embodiment of this invention. In particular, control begins in step S310. In step S310, a maximum amount of shared memory that can be allocated to a specific interleaver or deinterleaver of a plurality of interleavers or deinterleavers in a transceiver is deter-

US 8,607,126 B1

9

mined. Next, in step S320, the determined maximum amount for one or more of the deinterleavers and/or interleavers is transmitted to another transceiver. Messages containing additional information can also be transmitted to the other transceiver and/or received from the other transceiver. Control then continues to step S330 where the control sequence ends.

FIG. 4 outlines an exemplary procedure for resource sharing according to an exemplary embodiment of this invention. In particular, control begins in step S400 and continues to step S410. In step S410, the number of latency paths are determined. Then, in step S420, the latency path information (FCI block information) is transmitted to another transceiver. Messages containing additional information can also be transmitted to the other transceiver and/or received from the other transceiver. This information can be used to, for example, assist with the determination of memory allocation in the transceiver. Moreover, the messages received from the other transceiver could specify what the memory allocation is to be based on, for example, the number of latency paths, memory allocation in the remote transceiver and required applications. Control then continues to step S430.

In step S430, and for each latency path, the steps in step 440 are performed.

In step S440, and while monitoring of allocation of resources is being performed, steps 450 and 460 are performed. More specifically, in step S450, one or more parameters associated with the communication system are determined. Then, in step S460, shared resources are allocated based on one or more of the communication parameters. Control then continues to step S470.

In step S470, the allocation of shared resources is communicated to another transceiver. Next, in step S480, a determination is made as to whether there is a change in communications that would require the adjustment of the shared resource allocation. Examples of changes in communications conditions include a change in applications being transported over the system and/or changes in the channel condition, etc. If adjustments are required, control jumps back to step S410. Otherwise, control jumps to step S490 where the control sequence ends.

The above-described system can be implemented on wired and/or wireless telecommunications devices, such a modem, a multicarrier modem, a DSL modem, an ADSL modem, an XDSL modem, a VDSL modem, a linecard, test equipment, a multicarrier transceiver, a wired and/or wireless wide/local area network system, a satellite communication system, a modem equipped with diagnostic capabilities, or the like, or on a separate programmed general purpose computer having a communications device or in conjunction with any of the following communications protocols: CDSL, ADSL2, ADSL2+, VDSL1, VDSL2, HDSL, DSL Lite, IDSL, RADSL, SDSL, UDSL or the like.

Additionally, the systems, methods and protocols of this invention can be implemented on a special purpose computer, a programmed microprocessor or microcontroller and peripheral integrated circuit element(s), an ASIC or other integrated circuit, a digital signal processor, a hard-wired electronic or logic circuit such as discrete element circuit, a programmable logic device such as PLD, PLA, FPGA, PAL, a modem, a transmitter/receiver, any comparable means, or the like. In general, any device capable of implementing a state machine that is in turn capable of implementing the methodology illustrated herein can be used to implement the various communication methods, protocols and techniques according to this invention.

Furthermore, the disclosed methods may be readily implemented in software using object or object-oriented software

10

development environments that provide portable source code that can be used on a variety of computer or workstation platforms. Alternatively, the disclosed system may be implemented partially or fully in hardware using standard logic circuits or VLSI design. Whether software or hardware is used to implement the systems in accordance with this invention is dependent on the speed and/or efficiency requirements of the system, the particular function, and the particular software or hardware systems or microprocessor or microcomputer systems being utilized. The communication systems, methods and protocols illustrated herein can be readily implemented in hardware and/or software using any known or later developed systems or structures, devices and/or software by those of ordinary skill in the applicable art from the functional description provided herein and with a general basic knowledge of the computer and telecommunications arts.

Moreover, the disclosed methods may be readily implemented in software that can be stored on a storage medium, executed on programmed general-purpose computer with the cooperation of a controller and memory, a special purpose computer, a microprocessor, or the like. In these instances, the systems and methods of this invention can be implemented as program embedded on personal computer such as an applet, JAVA® or CGI script, as a resource residing on a server or computer workstation, as a routine embedded in a dedicated communication system or system component, or the like. The system can also be implemented by physically incorporating the system and/or method into a software and/or hardware system, such as the hardware and software systems of a communications transceiver.

It is therefore apparent that there has been provided, in accordance with the present invention, systems and methods for sharing resources. While this invention has been described in conjunction with a number of embodiments, it is evident that many alternatives, modifications and variations would be or are apparent to those of ordinary skill in the applicable arts. Accordingly, it is intended to embrace all such alternatives, modifications, equivalents and variations that are within the spirit and scope of this invention.

The invention claimed is:

1. An apparatus comprising:

a multicarrier communications transceiver that is configured to perform a first interleaving function associated with a first latency path and perform a second interleaving function associated with a second latency path, the multicarrier communications transceiver being associated with a memory,

wherein the memory is allocated between the first interleaving function and the second interleaving function in accordance with a message received during an initialization of the transceiver and wherein at least a portion of the memory may be allocated to the first interleaving function or the second interleaving function at any one particular time depending on the message.

2. The apparatus of claim 1, wherein the message is based on one or more communication parameters.

3. The apparatus of claim 2, wherein at least one of the communication parameters is a data rate, a latency, an INP value, or a Bit Error Rate (BER).

4. The apparatus of claim 1, wherein the transceiver is configured to transport one or more of video, internet access and voice data using a wired or wireless channel.

5. The apparatus of claim 1, wherein the apparatus is a customer premises modem that is capable of transporting video.



## US 8,607,126 B1

11

6. The apparatus of claim 1, wherein the transceiver includes a shared processing module configured to provide processing resources to one or more of a plurality of coding and decoding modules.

7. The apparatus of claim 1, wherein the transceiver includes at least one digital signal processor.

8. The apparatus of claim 1, wherein the transceiver includes at least one ASIC.

9. The apparatus of claim 1, wherein a sum of a maximum amount of the memory that can be allocated to the first interleaving function and a maximum amount of the memory that can be allocated to the second interleaving function is more than a total amount of the memory.

10. An apparatus comprising:

a multicarrier communications transceiver that is configured to generate a message during an initialization of the transceiver, perform a first deinterleaving function associated with a first latency path, and perform a second deinterleaving function associated with a second latency path, the transceiver being associated with a memory, wherein at least a portion of the memory may be allocated to the first deinterleaving function or the second deinterleaving function at any one particular time and wherein the generated message indicates how the memory has been allocated between the first deinterleaving function and second deinterleaving function.

11. The apparatus of claim 10, wherein the message is based on one or more communication parameters.

12. The apparatus of claim 11, wherein at least one of the communication parameters is a data rate, a latency, an INP value, or a Bit Error Rate (BER).

13. The apparatus of claim 10, wherein the transceiver is configured to transport one or more of video, internet access and voice data using a wired or wireless channel.

14. The apparatus of claim 10, wherein the apparatus is a linecard that is capable of transporting video.

15. The apparatus of claim 10, wherein the transceiver includes a shared processing module configured to provide processing resources to one or more of a plurality of coding and decoding modules.

16. The apparatus of claim 10, wherein the transceiver includes at least one digital signal processor.

17. The apparatus of claim 10, wherein the transceiver includes at least one ASIC.

18. The apparatus of claim 10, wherein a sum of a maximum amount of the memory that can be allocated to the first deinterleaving function and a maximum amount of the memory that can be allocated to the second deinterleaving function is more than a total amount of the memory.

19. A method of operating components of a telecommunications network, the components including: a first multicarrier communications transceiver located in a linecard and a second multicarrier communications transceiver located at a customer premises, the first transceiver being configured to perform a first deinterleaving function associated with a first latency path and perform a second deinterleaving function associated with a second latency path, the second transceiver being configured to perform a first interleaving function associated with the first latency path and perform a second interleaving function associated with the second latency path and

12

each of the first and second transceivers being associated with a respective memory, the method comprising:

causing the first transceiver to allocate the memory associated with the first transceiver between the first deinterleaving function performed by the first transceiver and the second deinterleaving function performed by the first transceiver, wherein at least a portion of the memory associated with the first transceiver may be allocated to the first deinterleaving function performed by the first transceiver or the second deinterleaving function performed by the first transceiver at any one particular time; and

causing the first transceiver to transmit a message to the second transceiver during an initialization of the second transceiver, wherein the message indicates how the memory associated with the second transceiver is to be allocated between the first interleaving function performed by the second transceiver and the second interleaving function performed by the second transceiver and wherein at least a portion of the memory associated with the second transceiver may be allocated to the first interleaving function performed by the second transceiver or the second interleaving function performed by the second transceiver at any one particular time depending on the message.

20. The method of claim 19, wherein the message is transmitted or received using a wired or wireless channel and wherein the method further comprises causing the first transceiver to transport video, internet access and voice data using the wired or wireless channel.

21. The method of claim 19, further comprising allocating a shared processing module to a plurality of coding and/or decoding modules within the first transceiver.

22. The method of claim 19, wherein the message is based on one or more communication parameters.

23. The method of claim 22, wherein at least one of the communication parameters is a data rate, a latency, an INP value or a Bit Error Rate (BER).

24. The method of claim 19, wherein the telecommunications network is a DSL network.

25. The method of claim 19, wherein the first transceiver is included within a line card.

26. The method of claim 19, wherein the second transceiver is included within a customer premises modem.

27. The method of claim 19, wherein a sum of a maximum amount of the memory associated with the first transceiver that can be allocated to the first deinterleaving function performed by the first transceiver and a maximum amount of the memory associated with the first transceiver that can be allocated to the second deinterleaving function performed by the first transceiver is more than a total amount of the memory associated with the first transceiver.

28. The method of claim 19, wherein a sum of a maximum amount of the memory associated with the second transceiver that can be allocated to the first interleaving function performed by the second transceiver and a maximum amount of the memory associated with the second transceiver that can be allocated to the second interleaving function performed by the second transceiver is more than a total amount of the memory associated with the second transceiver.

\* \* \* \* \*